A subthreshold single ended I/O SRAM cell design for nanometer CMOS technologies