A Transient-Resilient System-on-a-Chip Architecture with Support for On-Chip and Off-Chip TMR