A Unified Framework for the Formal Verification of Sequential Circuits