Accelerating the construction of BRIEF descriptors using an FPGA-based architecture