An analytical model for the upper bound on temperature differences on a chip