An architecture-driven metric for simultaneous placement and global routing for FPGAs