An Automated Mapping of Timed Functional Specification to a Precision Timed Architecture