An automorphic approach to verification pattern generation for SoC design verification using port-order fault model