An implementation of an asychronous FPGA based on LEDR/four-phase-dual-rail hybrid architecture