An Integrated Approach for Increasing the Soft-Error Detection Capabilities in SoCs processors