Architectural Advances in the VLSI Implementation of Arithmetic Coding for Binary Image Compression