Beyond the combinatorial limit in depth minimization for LUT-based FPGA designs