Chip Optimization Through STI-Stress-Aware Placement Perturbations and Fill Insertion