Code and Data Transformations for Improving Shared Cache Performance on SMT Processors