Comparative Study of Strategies for Formal Verification of High-Level Processors