Complementary Self-Biased Scheme for the Robust Design of CMOS/SET Hybrid Multi-Valued Logic