Configurable, High Throughput, Irregular LDPC Decoder Architecture: Tradeoff Analysis and Implementation