Coverage of a microarchitecture-level fault check regimen in a superscalar processor