Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs