Design and FPGA implementation of a structure of evolutionary digital filters for hardware implementation