Design, Implementation, and Validation of a New Class of Interface Circuits for Latency-Insensitive Design