Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis