Device and architecture co-optimization for FPGA power reduction - Sciweavers

38

click to vote

more DAC 2005 ...

www.ee.ucla.edu

Tweet