Directed Micro-architectural Test Generation for an Industrial Processor: A Case Study