Dynamic single-rail self-timed logic structures for power efficient synchronous pipelined designs