Dynamic thread assignment on heterogeneous multiprocessor architectures