Efficient Scheduling for Design Exploration with Imprecise Latency and Register Constraints