Employing Register Channels for the Exploitation of Instruction Level Parallelism