Evaluating Fault Emulation on FPGA