Evolutionary Fault Recovery in a Virtex FPGA Using a Representation that Incorporates Routing