Exploiting Choice in Resizable Cache Design to Optimize Deep-Submicron Processor Energy-Delay