FPGA Implementations of the DES and Triple-DES Masked Against Power Analysis Attacks