From Equation to VHDL: Using Rewriting Logic for Automated Function Generation