Gate sizing and buffer insertion for optimizing performance in power constrained BiCMOS circuits