Generalized Delay Optimization of Resistive Interconnections through an Extension of Logical Effort