High-Level Area and Performance Estimation of Hardware Building Blocks on FPGAs