High Level Synthesis of Pipelined Instruction Set Processors and Back-End Compilers