Interface synthesis for heterogeneous multi-core systems from transaction level models