Layout Level Design for Testability Strategy Applied to a CMOS Cell Library