Low-level router design and its impact on supercomputer system performance