Modelling hardware verification concerns specified in the e language: an experience report