Multi-layer parallel decoding algorithm and vlsi architecture for quasi-cyclic LDPC codes