Multiple sleep mode leakage control for cache peripheral circuits in embedded processors