On Design and Analysis of a Feasible Network-on-Chip (NoC) Architecture