On Instruction-Level Method for Reducing Cache Penalties in Embedded VLIW Processors