On the design of low-voltage, low-power CMOS analog multipliers for RF applications