On the Minimization of Potential Transient Errors and SER in Logic Circuits Using SPFD