On the Practical Limits of the Evolutionary Digital Filter Design at the Gate Level