On the Stability of Best Effort Flow Control Mechanisms in On-Chip Architectures