Optimal minimum-delay/area zero-skew clock tree wire-sizing in pseudo-polynomial time